Search Results
CET 303 Computer Architecture with Verilog HDL 4.0 Credits
This course introduces students to the fundamentals of what goes into the design and testing of a microprocessor core. Through a series of homework assignments and labs, students specify, design, implement, and test a simple IP core RISC microprocessor. The IP core processor is designed by the students using Verilog HDL (and optionally schematic capture), and implemented on a Spartan3 FPGA.
Repeat Status: Not repeatable for credit
Prerequisites: CET 301 [Min Grade: D]
